

In the Claims

Please amend the claims as follows:

1 1. (Previously Amended) A method for emulation communications
2 via a test data input port and boundary-scan architecture providing
3 serial access to a serial connection of a plurality of registers
4 disposed in a plurality of modules, each of the plurality of
5 modules including at least one of the plurality of registers,
6 comprising the steps of:

7 selecting for communication one of said plurality of modules,
8 nonselected modules being nonresponsive to data on said serial
9 connection;

10 supplying to the test data input port for communication to the
11 boundary-scan architecture a serial signal having a first logic
12 state for a number of cycles greater in number than a number of
13 bits of the serial connection of the plurality of registers;

14 following supply of said serial signal, supplying to the test
15 data input port for communication to the boundary-scan architecture
16 a start bit having a second logic state opposite to said first
17 logic state followed by a predetermined number of data bits;

18 at said selected module detecting said start bit within the
19 boundary-scan architecture and storing said predetermined number of
20 data bits.

1 2. (Original) The method of claim 1, wherein:

2 said step of storing said predetermined number of data bits
3 consists of storing said predetermined number of data bits in a
4 program visible data register.

1 3. (Original) The method of claim 1, further comprising:
2 at said selected module, interpreting said predetermined
3 number of data bits as an instruction and performing a function
4 corresponding to said instruction.

1 4. (Previously Amended) The method of claim 1, wherein the
2 boundary-scan architecture includes a test data output port
3 following a last of the serial connection of registers, the method
4 further comprising:
5 at said selected module, supplying a serial signal having said
6 first logic state to following registers in the serial connection
7 of the plurality of registers for a predetermined number of cycles
8 and supplying to following registers in the serial connection of
9 the plurality of registers a start bit having a second logic state
10 opposite to said first logic state followed by said predetermined
11 number of data bits.